Arm architecture dissemination test

Prompt

In an Arm A-profile SoC using an SMMU and a coherent interconnect, what is the conceptual difference between CPU virtual-memory translation and device DMA address translation? Explain where the MMU/SMMU sit in the transaction path, what address each stage sees, and how this relates to coherency.